

In the claims:

1 (Withdrawn) A signal processing system for a wireless communication system, said signal processing system

5 comprising:

a baseband receiver having one or more control inputs and a status output;

a transmit modulator having a quadrature input, one or more control inputs, and a status output;

10 a baseband transmit processor having a quadrature output, a control output, and a transmit enable output;

a first multiplexer having an output, said output selecting either:

one of said baseband receive processor control outputs

15 or one of said baseband transmit processor quadrature outputs, said first multiplexer making a selection based on said transmit enable, said first multiplexer output coupled to a first digital to analog converter (DAC), said first DAC output coupled to one of said transmit modulator quadrature  
20 inputs and also to one of said baseband receiver control inputs;

a second multiplexer having an output, said output selecting either:

other said baseband receive processor control output or  
25 the other of said baseband transmit processor quadrature output, said second multiplexer making a selection based on

said transmit enable, said second multiplexer output coupled  
to a second digital to analog converter (DAC), and  
delivering said second DAC output to the other of said  
transmit modulator quadrature inputs and also to the other  
5 of said baseband receiver control inputs;

a third multiplexer having an output, said output  
selecting either said baseband receiver status signal or  
said transmit modulator status signal, said third  
multiplexer output making a selection based on said transmit  
10 enable, said third multiplexer output coupled to a first  
analog to digital converter, the output of said analog to  
digital converter coupled to said baseband receive processor  
status signal and also to said baseband transmit processor  
status signal.

15

2 (Withdrawn) The signal processing system of claim 1  
where said first multiplexer couples one of said baseband  
receive processor control signals to said first DAC when  
said transmit enable is not active.

20

3 (Withdrawn) The signal processing system of claim 2  
where said baseband receive processor control signal is a  
gain control signal.

4 (Withdrawn) The signal processing system of claim 1 where said first multiplexer couples one of said first DAX when said transmit enable is active.

5 5 (Withdrawn) The signal processing system of claim 1 where said second multiplexer couples one of said baseband receive processor control signals to said second DAC when said transmit enable is not active.

10 6 (Withdrawn) The signal processing system of claim 5 where said baseband receive processor control signal is a gain control signal.

15 7 (Withdrawn) The signal processing system of claim 1 where said second multiplexer couples one of said baseband transmit processor quadrature signals to said second DAC when said transmit enable is active.

20 8 (Withdrawn) The signal processing system of claim 1 where said third multiplexer couples said baseband receiver status signal to said ADC when said transmit enable is not active.

25 9 (Withdrawn) The signal processing system of claim 8 where said baseband receiver status signal is receive signal strength indication.

10 (Withdrawn) The signal processing system of claim 1  
where said third multiplexer couples said transmit modulator  
status signal to said third ADC when said transmit signal is  
5 active.

11 (Withdrawn) The signal processing system of claim 10  
where said transmit modulator status signal is a transmit  
power strength.

10

12 (Withdrawn) The signal processing system of claim 1  
where at least one of said baseband receive processor or  
said baseband transmit processor is a digital circuit.

15 13 (Withdrawn) The signal processing system of claim 12  
where said digital circuit is an integrated circuit.

14 (Withdrawn) The signal processing system of claim 12  
where said digital circuit is a field programmable gate  
20 array (FPGA)

15 (Withdrawn) A signal processing system for a  
wireless communications system, said signal processing  
system comprising:  
25 a baseband receiver having one or more control inputs  
and a status output;

a transmit modulator having a quadrature input, one or more control inputs, and a status output;

a baseband receive processor having one or more control outputs;

5 a baseband transmit processor having a quadrature output, a control output, and a transmit enable output;

a first multiplexer having an output, said output selecting one of:

said baseband receive processor control output or one  
10 of said baseband transmit processor quadrature outputs, said first multiplexer making a selection based on said transmit enable, said first multiplexer output coupled to a first digital to analog converter (DAC), said first DAC output coupled to one of said transmit modulator quadrature inputs  
15 and also to one of said baseband receiver control inputs;

a second multiplexer having an output, said output selecting either:

other said baseband receive processor control output or the other of said baseband transmit processor quadrature  
20 outputs, said second multiplexer making a selection based on said transmit enable, said second multiplexer output coupled to a second digital to analog converter (DAC), and delivering said second DAC output to the other of said transmit modulator quadrature inputs and also to the other  
25 of said baseband receiver control inputs.

16 (Withdrawn) The signal processing system of claim 15 where said first multiplexer couples one of said baseband receive processor control signals to said first DAC when said transmit enable is not active.

5

17 (Withdrawn) The signal processing system of claim 16 where said baseband receive processor control signal is a gain control signal.

10 18 (Withdrawn) The signal processing system of claim 15 where said first multiplexer couples one of said baseband transmit processor quadrature signals to said first DAC when said transmit enable is active.

15 19 (Withdrawn) The signal processing system of claim 15 where said second multiplexer couples one of said baseband receive processor control signals to said second DAC when said transmit enable is not active.

20 20 (Withdrawn) The signal processing system of claim 19 where said baseband receive processor control signal is a gain control signal.

21 (Withdrawn) The signal processing system of claim  
25 15 where said second multiplexer couples one of said

baseband transmit processor quadrature signals to said second DAC when said transmit enable is active.

22 (Withdrawn) The signal processing system of claim 1  
5 or 15 where said baseband receiver quadrature outputs and said transmit modulator quadrature input signals are analog signals.

23 (Withdrawn) The signal processing system of claim 1  
10 or 15 where said baseband receive processor quadrature inputs and said baseband transmit processor outputs are digital signals having more than one bit of width.

24 (Original) A Signal processing system for a wireless  
15 communications system, said signal processing system comprising:

a baseband receiver having one or more control inputs, quadrature outputs and a status output;

a transmit modulator having a quadrature input, one or  
20 more control inputs, and a status output;

a baseband receive processor having one or more control outputs, a multiplexer control, and a quadrature input;

a baseband transmit processor having a quadrature output, a sample output, and a transmit enable output;

25 a first multiplexer having an output which selects between one of:

said baseband receive processor control outputs or one of said baseband transmit processor quadrature outputs in response to said transmit enable, said first multiplexer output coupled to a first digital to analog converter (DAC),  
5 and delivering said first DAC output to one of said transmit modulator quadrature inputs and also to one of said baseband receiver control inputs;

a sample and hold having an input coupled to said first DAC output and an output coupled to one of said transmit  
10 modulator control signals, said sample and hold controlled by said baseband transmit processor said sample output;

a second multiplexer having an output, said second multiplexer output coupled to one of:

other said baseband receive processor control output or  
15 the other of said baseband transmit processor quadrature output in response to said transmit select, said second multiplexer output coupled to a second digital to analog converter (DAC) and delivering said second DAC output to the other of said transmit modulator quadrature inputs and also  
20 to the other of said baseband receiver control inputs;

a third multiplexer having an output, said third multiplexer output coupled to either of:

one of said baseband receiver quadrature outputs or said baseband receiver status signal in response to said  
25 baseband receiver processor said multiplexer control, said third multiplexer output coupled to a first analog to



digital converter, the output of said analog to digital converted coupled to said baseband receive processor status signal and also to one of said baseband receiver quadrature inputs;

5           a fourth multiplexer having an output, said fourth multiplexer output coupled to one of:

          the other said baseband receiver quadrature output or said transmit modulator status signal, said fourth multiplexer output coupled to one o?

10           the other said baseband receiver quadrature output or said transmit modulator status signal, said fourth multiplexer selection controlled by said baseband transmit processor said transmit enable, said fourth multiplexer output coupled to a second analog to digital converter  
15   (ADC), the output of said second ADC coupled to the other said receive processor quadrature input and said baseband transmit processor status signal.

25           (Original) The signal processing system of claim 24  
20   where said first multiplexer couples one of said baseband receive processor control signals to said first DAC when said transmit enable is not active.

26           (Original) The signal processing system of claim 25  
25   where said baseband receive processor control signal is a gain control signal.

27 (Original) The signal processing system of claim 24  
where said first multiplexer couples one of said baseband  
5 transmit processor quadrature signals to said first DAC when  
said transmit enable is active.

28 (Original) The signal processing system of claim 24  
where second multiplexer couples one of said baseband  
10 receive processor control signals to said second DAC when  
said transmit enable is not active.

29 (Original) The signal processing system of claim 28  
where said baseband receive processor control signal is a  
15 gain control signal.

30 (Original) The signal processing system of claim 24  
where said second multiplexer couples one of said baseband  
transmit processor quadrature signals to said DAC when said  
20 transmit enable is active.

31 (Original) The signal processing system of claim 24  
where said third multiplexer couples said baseband receiver  
status signal to said ADC when said receive processor said  
25 multiplexer control is not active.

32 (Original) The signal processing system of claim 31 where said baseband receiver status signal is receive signal strength indication.

5 33 (Original) The signal processing system of claim 24 where said third multiplexer couples one of said baseband receiver quadrature outputs to said first ADC when said receiver processor said multiplexer control is active.

10 34 (Original) The signal processing system of claim 24 where a transmit gain value is placed on one of said baseband transmit processor quadrature outputs and said sample output is active.

15 35 (Original) The signal processing system of claim 24 where at least one of said baseband receive processor or said baseband transmit processor is a digital circuit.

20 36 (Original) The signal processing system of claim 35 where said digital circuit is an integrated circuit

37 (Original) The signal processing system of claim 35 where said digital circuit is a field programmable gate array (FPGA).

25

38 (Withdrawn) The signal processing system of claim 1 where said first multiplexer includes a test input which is coupled to said first DAC or to said DAC, selectable by said transmit enable.

5

39 (Withdrawn) The signal processing system of claim 1 where said second multiplexer includes a test input which is coupled to said first DAC or to said second DAC, selectable by said transmit enable.

10

40 (Withdrawn) The signal processing system of claim 15 where said first multiplexer includes a test input which is coupled to said first DAC or to said DAC, selectable by said transmit enable.

15

41 (Withdrawn) The signal processing system of claim 15 where said first multiplexer includes a test input which is coupled to said first DAC or to said DAC, selectable by said transmit enable.

20

42 (Original) The signal processing system of claim 24 where said third multiplexer includes a test input which is coupled to said first DAC or to said DAC.

43 (Original) The signal processing system of claim 24 where said fourth multiplexer includes a test input which is coupled to said first DAC or to said DAC.

5 44 (New claim) A signal processing system having:

a receiver for receiving a wireless signal and generating a quadrature baseband output, said receiver generating a receive signal strength indicator (RSSI) proportional to received signal strength and accepting a receiver gain control signal;

a transmitter for accepting a baseband quadrature signal and modulating to a carrier frequency, said transmitter accepting a transmit gain control and generating a transmit power signal;

15 a transmit enable signal indicating that said transmitter is active during a transmit interval, and not active at other times;

a baseband signal processor for accepting a digitized quadrature receiver signal and generating a digitized quadrature transmit signal, said baseband signal processor generating said transmit enable signal and also a gain control output, said baseband signal processor optionally generating an RSSI enable signal active during the preamble time of a wireless packet;

25 a first and second receive analog to digital converter (ADC) having outputs coupled to said baseband receive

processor quadrature receive inputs, said first and second ADC inputs coupled to said receiver quadrature baseband output while said transmit enable is inactive;

5 a first and second digital to analog converter (DAC) having outputs coupled to said transmitter quadrature input and said DAC inputs coupled to said baseband quadrature digital output when said transmit enable is active;

10 at least one said first and second DAC output coupled to said receiver gain control inputs and at least one said DAC input coupled to said baseband processor gain control output when said transmit enable is inactive;

whereby said receiver RSSI is coupled to either said first or second ADC when said RSSI active is asserted, or to an auxiliary ADC when said RSSI active is asserted.